Skip to main content

Questions tagged [gnu-make]

GNU Make is the GNU project's implementation of the `make` utility. On BSD systems, the GNU Make executable is sometimes called `gmake` to differentiate it from BSD Make.

0 votes
2 answers
59 views

Is there any hope of using $(<D) here? Any hope of avoiding the mystery dots? $ cat Makefile D=$(HOME)/Downloads test: $D/DreamHost\ Web\ Panel\ _\ Mail\ _\ Message\ Filters.html : mv "$&...
Dan Jacobson's user avatar
8 votes
1 answer
654 views

When I apply dir to a list of files, it adds additional directories. For example, with the following file/directory structure: . ├── a │ └── foo.c ├── b │ └── foo.c ├── c │ └── foo.c ├── d ├── ...
Robert's user avatar
  • 225
2 votes
1 answer
389 views

All we get in Makefiles is just one %/$* pattern rule pair. $ cat Makefile %.bla:; echo $* $ make -s m.bla m How shortsighted of our Unix™ fathers. How can I achieve something like %{0}.%{1}.bla that ...
Dan Jacobson's user avatar
5 votes
2 answers
466 views

In the shell I can do $ a=b b=c; eval echo \$$a c How do I do the same with GNU Make's $(eval) function? $ cat Makefile a=b b=c x:; echo {What goes here in order to get:} $ make c
Dan Jacobson's user avatar
0 votes
0 answers
43 views

From the GNU Make docs GNU Make Automatic prerequisites: The practice we recommend for automatic prerequisite generation is to have one makefile corresponding to each source file. For each source ...
canic's user avatar
  • 61
1 vote
2 answers
82 views

Is it possible to have a flexible extension for a prerequisite? For example, let's say I want to apply a rule to a list of targets that all have the same prerequisite pattern, except that some of them ...
user2165907's user avatar
0 votes
0 answers
33 views

In someone's Makefile, I saw clean: rm -f *.{log,pdf,bbl,blg,aux} Upon running make clean, all the files were still there as before; nothing was removed. So what's the analogon of a shell's rm -...
AlMa1r's user avatar
  • 1
0 votes
2 answers
441 views

I am creating a new makefile and I would like to create a set of utility functions which may be repetitively called. One of the functions is about how to return the parent path from any given path, e....
Ziqi Fan's user avatar
  • 247
1 vote
1 answer
966 views

Here in make I want to make all targets in the whole Makefile depend on a specific file. (That specific file is Makefile in fact, because that's where I have all my formulas. But that's beside the ...
Dan Jacobson's user avatar
0 votes
1 answer
107 views

I want to exclude all C files that have a matching asm file. The assembly files all have _x86_64.S at the end. The C files have identical names, but with .c instead of _x86_64.S at the end. How would ...
Ryan Maguire's user avatar
5 votes
1 answer
382 views

Yes I read Communicating Options to a Sub-'make' but I want to set an option for this make, not a sub-make, and set it within the Makefile, not via the command line. $ cat Makefile MAKEFLAGS = --warn-...
Dan Jacobson's user avatar
0 votes
1 answer
172 views

Isn't there some wildcard I can use for Make's .INTERMEDIATE target? $ cat Makefile .INTERMEDIATE: *.csv %.csv #failed .INTERMEDIATE: north.csv g.csv #worked Or must I list each and every file each ...
Dan Jacobson's user avatar
1 vote
1 answer
323 views

Just touching file mod1.c, make should just recompile that source file, produce its correspondent object file, mod1.o, and should not recompile mod2.c, because the object file mod2.o will be still ...
nostromo's user avatar
  • 113
1 vote
1 answer
609 views

I'm trying to organize a Makefile with complex commands into something more readable. I'm trying to break down a long list of parameters, but even single parameters are too bad, hence I wanted to ...
gcb's user avatar
  • 953
1 vote
1 answer
377 views

I am confused about the difference between them. I have read the GNU documentation, but I am still confused. The value you specify is installed verbatim; if it contains references to other variables, ...
lcWhhx's user avatar
  • 43

15 30 50 per page
1
2 3 4 5
9